erates sinusoid or triangle waves. These oscillation signals are used to do the histogram test of ADC. The oscillation frequency and amplitude are also checked. In this way, the analog portion and ADCs can be tested simultaneously. The paper is organized as follows: Sect. 2 describes the basic principles of oscillation test and histogram test; the presented combined self-test strategy is described in Sect. 3; faults of analog circuit and ADC are modeled in Sect. 4; a case study and experiment results are given in Sect. 5. Section 6 concludes this paper.
OBT and HBT Description

Oscillation-Based Test of Analog Circuits
Oscillation-based Test (OBT) is a vectorless test method for analog circuits [5]- [9] . In test mode, a feedback loop is constructed for the analog circuit under test, in order to reconfigure it into an oscillator. The oscillation frequency fosc can be expressed as a function of either its components or its important parameters. By measuring fosc, any fault causing fosc to deviate from its normal value or causing the loss of oscillation can be detected. There is no test stimulus needed, and this method can get high fault coverage by measuring the oscillation frequency. And by checking the oscillation amplitude besides the frequency, the fault coverage could be improved further [9] .
ADC performs A/D conversion for fixed times with sampling rate fS (the sampling clock is nonharmonically related to the input signal, or fS is much higher than fA). The occurrence time of every individual code, termed the code density, is then counted to construct a histogram. By comparing the actual histogram with the ideal one, as well as more mathematical analysis such as Fast Fourier Transform (FFT), the specifications of the ADC can be calculated.
A key problem in HBT is the generation of high precision stimulus. As the ADC is embedded in the mixed-signal chip, test stimulus from external ATE is difficult to access the ADC directly. Hence, some on-chip stimulus generation methods have been presented, such as using a current source and a capacitor [17], using a DAC and a RC filter [12] , [13] , and so on. Some of those methods require dedicated stimulus generators on chips, which are totally useless in normal mode. If the generator is complicated, it will cost too much area, reducing its practicability. Similarly, some other methods require that there be a DAC on the same chip, which is also not practical in many cases.
Combined Self-Test Strategy
General Test Structure
Based on OBT and HBT, a combined self test strategy is presented for production test of analog portion and ADCs in integrated mixed-signal circuits. Figure 2 shows the general test structure. The circuit designed for test includes the feedback loop F and the digital checker C. In test mode, F is connected to the original analog circuit A, and reconfigures the analog circuit into an oscillator, generating signals suitable for histogram test of the ADC. The digital checker processes the A/D conversion results, analyses the histogram and also detects the oscillation frequency and amplitude of A. In this way tests of the analog portion and the ADC are implemented concurrently. Faults in the analog portion will be manifested as distortion of oscillation waveform, deviation of oscillation frequency or amplitude, or even loss of oscillation. Faults in the ADC will be manifested as deviation of the resulting histogram.
In practical applications, the output range of A is considered to be able to cover the FSR of the ADC. (If not, the input range of the ADC which is not covered will be useless because signal with that amplitude will never appear, and specifications of the ADC in that range can be ignored.) In test mode, the range of the oscillation signal is also designed to cover the FSR of the ADC.
Fig. 2
General test structure.
Oscillation Construction
To construct a sustained oscillation, a feedback loop needs to be added to the analog circuit. The feedback loop may be positive, negative or a combination of both. To simplify the mathematical presentation, the analog circuit is considered to use a positive feedback loop in Fig. 2 In basic OBT schemes, the aim of the feedback loop design is simply to make sure that the above equations have a reasonable solution, which is the oscillation frequency in test mode. Now, in order to control the waveform, frequency and amplitude of the oscillation signal, more considerations should be taken for the design of the feedback loop, and some reconfiguration design may need to be added to the original circuit.
Triangle wave is convenient to test the static specifications of ADCs. The histogram produced by an ideal ADC with triangle wave input is of equal height at every code except the first and the last one, therefore it can be very simple to calculate the static specifications such as Offset, Gain Error, Differential Nonlinearity (DNL) and Integral Nonlinearity (INL). To convert the analog circuit into a triangle wave oscillator, special design is needed according to the original structure. A usually encountered case is that there is a low-pass active filter stage (also can be treated as an integral stage) in the analog circuit, and that can be very helpful for constructing a triangle wave oscillator, as can be seen in the case study later.
Sinusoid wave is more suitable than triangle wave to test the dynamic specifications of ADCs, such as Signal-Noise Ratio (SNR) and frequency response, because many mathematical methods like FFT can be easily applied to sinusoid signal. To convert the analog circuit into a sinusoid wave oscillator, a frequency-selecting network is needed, which makes the oscillation signal to be a pure sinusoid wave with a certain frequency. This frequency-selecting network can be implemented by taking advantage of a Band-Pass Filter stage in the original circuit, constructing a RC Wien-bridge in the feedback loop, adding a RC Low-Pass Filter stage to the output of the oscillator or any other way. Design effort has to be paid to make the additional circuit as simple as possible, with high reliability, low area overhead and little impact on the specifications of the original circuit.
Because of the tremendous variety of analog circuits, it is hard to present a general design method to transform any analog circuit into a triangle or sinusoid oscillator. Oscillation construction schemes should be proposed considering the structural similarity of the analog circuit to a certain oscillator as well as the HBT requirement of the ADC. This is a tradeoff between complexity, hardware overhead and test efficiency. On the other hand, in the original CUT, the precision of the analog circuit and ADC is supposed to match each other so that neither part will become the bottleneck of performance. The additional elements should have higher precision in order to guarantee test reliability.
Digital Checking
The digital checker checks the histogram of the ADC conversion results, as well as the oscillation frequency and amplitude of the analog circuit. According to the basic HBT method based on parallel calculation, for an ADC with n bits, 2n counters are set up in the checker to record the code density while the ADC performs conversion for pre-determined times. These actual code density data are denoted as H00 ...0, H0...01, ..., H11...1. By replacing parallel calculation with time-decomposition method [14]- [16] , the hardware overhead can be reduced drastically, which is then suitable for on-chip implementation.
The oscillation frequency can not be calculated from the histogram. Therefore, an extra counter is needed to record the time that the maximum codes and the minimum codes appear alternately during the conversion process, which is the number of periods of the oscillation, denoted as NA. If the sampling rate of the ADC is fC and the pre-determined conversion times is NC, the oscillation frequency, fA, can be conducted by Let fosc* denote the ideal oscillation frequency, faults in the analog circuit which cause deviation of oscillation can be detected by comparing fA with fosc*, or comparing H00 ...0, H0...01, ..., H11...1 with the ideal code density data, H00* ...0, H0*...01, ..., H11*...1. The detailed characteristics of each fault case are listed in Table 1 .
In production test, if any fault in the analog portion is detected, the whole chip under test will be rejected. If the oscillation waveform, frequency and amplitude do not deviate from the ideal value within a tolerance band, the analog portion is determined to be faultless, and then any fault in the ADC will cause H00...0, H0...01,..., H11...1 to deviate density data are all 0 except H0; (c) is the short fault between nodes 2 and 21 in A3, causing the oscillation amplitude to decrease, and H0=H1=...=H9=0; (d) is the short fault between nodes 1 and 2 in A2, causing the oscillation amplitude to increase, and the code density data are all much less than normal except H0 and H255.
Experiment of testing the ADC with faultless oscillation signal is also performed. In Fig. 9(a) , max(|Hi-Hi*|(i= 1,2,...,254))=15, means that the maximum deviation of the faultless oscillation signal from an ideal triangle signal is 15/371=0.04LSB. So the faultless oscillation signal has very high linearity.
A non-linear error of 0.2LSB at codes 203 and 204, as shown in Fig. 10 , is injected to the ADC. The resulting histogram is shown in Fig. 11, where Table 3 Fault detection results of the filter in sinusoidal oscillation .
tion amplitude. In this paper, however, we omit the AGC for convenience and just describe the basic concept. A comprehensive fault simulation of the analog portion is also performed as in the triangle oscillation scheme, and the fault detection results are listed in Table 3 . The fault coverage is 94.3%, a little higher than that in the triangle oscillation scheme. Testing of the ADC can also be implemented using the faultless oscillation signal, of which the arithmetics are presented in correlative literature [10].
Conclusions
A new combined self test strategy is applied to analog portion and ADCs in integrated mixed-signal circuits. The analog portion is utilized as the stimulus generator of the ADC, and the ADC together with the digital checker act as a response analyzer. By controlling the oscillation signal, oscillation test of the analog portion and histogram test of the ADC can be implemented concurrently. This test strategy eliminates the need for costly external equipments and can be considered a low-cost self test method because the appended circuit overhead is small. Further research on more general and flexible reconfiguration schemes of the analog portion will be investigated in the future work.
